Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*

<u>Simon Tollec¹</u>, Mihail Asavoae¹, Damien Couroussé², Karine Heydemann^{3,4} and Mathieu Jan¹

¹Université Paris-Saclay, CEA, List, F-91120, Palaiseau, France
²Univ. Grenoble Alpes, CEA, List, F-38000 Grenoble, France
³Sorbonne Univ., CNRS, LIP6, F-75005, Paris, France
⁴Thales DIS, France

GT MFS, March 29, 2023



*Published in 2022 Workshop on Fault Diagnosis and Tolerance in Cryptography

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan Exploration of Fault Effects on Formal RISC-V Microarchitecture <u>Models*</u>

Background	Goals	Workflow	Use Case
000	00	0000	000000

- 1 Background on Fault Injection (FI) Attacks
- **2** Motivating Example and Goals
- **3** Contributions: Formal Verification Workflow
- **4** Use Case: CV32E40P and VerifyPIN

Background	Goals	Workflow	Use Case
●○○	00	0000	000000
			<u> </u>

1 Background on Fault Injection (FI) Attacks

- 2 Motivating Example and Goals
- **3** Contributions: Formal Verification Workflow
- **4** Use Case: CV32E40P and VerifyPIN

Studying FIs on a Processor Executing a SW Program

Fault injection (FI) attacks

- Applying abnormal execution conditions
 - high temperature
 - electromagnetic radiation
- Induce computational errors
- Lead to an undesired behaviour

Create vulnerabilities in the system

- Retrieve sensitive data
- Acquire execution privilege

Studying fault injections

- Develop methodologies to analyze systems' security
- Develop countermeasures



Photo credit: https://eshard.com

Background ○○● Goals

Workflow

Use Case 000000

Basic Flow of FIs when Targetting a Secure Embedded Software



Propagations of the FI in the system

- Different abstraction layers involved
- Circuit-level: describe the initial effect of the FI
- Software-level: observe the consequences of the fault

Fls' effects depend on the executing context

- Fls can have no effect
- Fls can manifest after an unknown amount of time

Figure: Yuce, B., Schaumont, P., & Witteman, M. (2018). Fault attacks on secure embedded software: Threats, design, and evaluation. Journal of Hardware and Systems Security.

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan

Background	Goals	Workflow	Use Case
	•0		

Background on Fault Injection (FI) Attacks

2 Motivating Example and Goals

3 Contributions: Formal Verification Workflow

4 Use Case: CV32E40P and VerifyPIN

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*

Background	Goals	Workflow	Use Case
000	○●	0000	000000
Motivating Examples			



lmage credit: https://github.com/lowRISC/ibex

What is the Prefetch Buffer (PFB)?

- Reduce latency due to memory accesses
- Store a small number of instructions in a FIFO
- Hardware optimization invisible at the SW level

Background	Goals	Workflow	Use Case
000	○●	0000	000000
Motivating Examples			



Image credit: https://github.com/lowRISC/ibex

What is the Prefetch Buffer (PFB)?

- Reduce latency due to memory accesses
- Store a small number of instructions in a FIFO
- Hardware optimization invisible at the SW level

Fault Effects in the Prefetch Buffer:

- 1. Immediate effect: replay the PFB instructions
- 2. Recurring effect: incorrect executing order of instructions
- 3. Long-term effect: corruption of the next branch target
- → *Resulting effect:* a combination of all of these effects
- \rightarrow Strongly depends on the internal state of the µarchitecture.

Background	Goals	Workflow	Use Case
000	⊙●	0000	000000
Motivating Examples			



Image credit: https://github.com/lowRISC/ibex

This effect cannot be analyzed with:

- **HW analysis**: Difficult to give meaning to the wrong behavior of the PFB
- **SW** analysis: Would not have detected the effect and is still difficult to model *a postreriori*

Need to consider the SW and the HW together:

- $\ensuremath{\text{HW}}\xspace \rightarrow$ the execution platform and fault models
- $\textbf{SW} \rightarrow \textbf{the semantics of FIs}$ with the ISA
 - + makes possible to interpret their consequences

Background	Goals	Workflow	Use Case
000	○●	0000	
Motivating Examples			



Image credit: https://github.com/lowRISC/ibex

What do we need to model the system?

- µArchitecture implementation details
 - Data-path

Control-path

- Fault model
 - Location
 - Timing

- Effect
- Multiplicity

Background	Goals	Workflow	Use Case
000	⊙●	0000	
Motivating Examples			



Image credit: https://github.com/lowRISC/ibex

What do we need to model the system?

- µArchitecture implementation details
 - Data-path

Control-path

- Fault model
 - Location
 - Timing
- Software program
- Security property

- Effect
- Multiplicity

→ Chosen system modeling level: Cycle-accurate, Word-level

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan

Background	Goals	Workflow	Use Case
000	○●	0000	
Motivating Examples			



Image credit: https://github.com/lowRISC/ibex

What do we need to model the system?

- µArchitecture implementation details
 - Data-path

Control-path

- Fault model
 - Location
 - Timing
- Software program
- Security property

- EffectMultiplicity
- → Chosen system modeling level: Cycle-accurate, Word-level

Verification Techniques Requirements:

- Exhaustiveness: find corner case vulnerabilities (like PFB)
- Unrolling the system: observe the fault propagation
- Difficult to induce invariants: due to the transient nature of faults
- → Bounded verification techniques: e.g., Bounded Model Checking

Background	Goals	Workflow	Use Case
000	00	●000	000000

- Background on Fault Injection (FI) Attacks
- 2 Motivating Example and Goals
- **3** Contributions: Formal Verification Workflow
- **4** Use Case: CV32E40P and VerifyPIN

Background	Goals	Workflow	Use Case
000	00	o●oo	000000
Contributions			

Goal:

Formal modeling of the SW/HW system to analyze microarchitectural fault effects on the software security

Contributions: Automated formal modeling of HW and SW

- \rightarrow For exploring microarchitectural fault effects on SW security
- $\rightarrow\,$ For analyzing the robustness of HW or SW countermeasures







Create new states

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan



Create new states

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan

Ceatech list 14 / 25



Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*

Ceatech List 15 / 25









Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*

SMTC

 φ

Vulnerabilitv

Property

Yices

Background	Goals	Workflow	Use Case

- Background on Fault Injection (FI) Attacks
- 2 Motivating Example and Goals
- **3** Contributions: Formal Verification Workflow
- **4** Use Case: CV32E40P and VerifyPIN

CV32E40P (RISCY)



- Standard version [CV32E40P]
- Hardened version [Chamelot, 2022]
 - Control flow integrity
 - Code integrity
 - Execution integrity

Microarchitectural Fault Model

- Single fault injection
- During the whole program

- Everywhere in the circuit
- Symbolic fault effect





Baseline CV32E40P + VerifyPIN with various countermeasures

- Many FI vulnerabilities have been found (\sim 59)
- Some of them already exist in the literature (exploiting the forwarding mechanism)
- Others highlight new effects (e.g., the Prefetch Buffer)

Baseline CV32E40P + VerifyPIN with the most countermeasures

• No fault injection permits bypassing the secure authentication was detected

Hardened CV32E40P + unprotected VerifyPIN

- No fault injection permits bypassing the secure authentication
- The hardware countermeasure is effective

Bac 000	kground		Goals 00			Workflow 0000	Use Case ○○○○●○	
Perspective and Conclusion								
Performances								
	Use Case	HW Size	SW Length	# FI locations	Fault Effects	userPIN & cardPIN (32 bits)	Overall Run Time	
	Baseline CV32E40P	2.8 kGates	70 instr	15240	Symbolic	Symbolic	12.9 h	

22640

Symbolic

Symbolic

Scaling up on more complex designs

4.6 kGates

• CV32E40P (RISCY) \sim 3 KGates – 4-stage pipeline

120 instr

• CVA6 (ARIANE) \sim 10 KGates – 6-stage pipeline

Optimizations

Hardened CV32E40P

- Modularity: Compose with fault effects is not easy
- Abstraction: Attacks in unused modules (e.g., Multiplication) may result in vulnerabilities.

Conclusion

- Need to consider the HW and the SW together
- Propose a workflow: model + verification

25.0 h

Questions ?



Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*

Experimental Results

Bibliograph

Fault Effects Exploration Results

The forwarding mechanism (known attack [Laurent, 2019])

- Retrieve sensitive last-read data from the memory
- Invert conditional branches



Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan

Experimental Results

Bibliography 000

Fault Effects Exploration Results

Fault in the Prefetch Buffer

- Immediate one-time effect, e.g., replay the Prefetch Buffer instructions
- Immediate recurring effect, e.g., incorrect order of the (replayed) instructions
- Long-term effect, e.g., corruption of the next branch target



\rightarrow Fault effects depend on the microarchitectural details and the execution context

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*

Experimental Results

Fault Effects Exploration Results

Fault in the Multiplier

- When a multi-cycle multiplication is in progress, other stages are stalled
- When a branch address is calculated in the ALU, the IF stage cannot be stalled by the EX stage
- \rightarrow Activating the ALU and MULT at the same time will result in instructions being ignored



Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan Exploration of Fault Effects on Formal RISC-V Microarchitecture Models* Bibliography 000

Experimental Verification Techniques

Experimental characterization process



Experimental works and their observations

- EMFI on ARMv7-M architecture [Riviere, 2015] \rightarrow Instruction skip and Instruction replay
- EMFI on an 8-bit ATmega328P microcontroller [Menu, 2020] \rightarrow Multiple Instruction skip
- EMFI on ARM Cortex-M3 [Moro, 2013] \rightarrow Instruction replacement

Simulation Verification Techniques

Simulation Process



Simulation-based related works

- ARMORY: ARM-M binaries emulator for FI [Hoffmann, (ARMORY) 2021]
 - Fault Model: Instruction skip ; Memory corruption ; Instruction replacement
- SimpliFI: gate-level simulation under FI (processor + software) [Grycel (SimpliFI), 2021]
 - Fault Model: clock glitch (delayed clock signal)

References I

[Tollec, FDTC 2022] S. Tollec et al. (2022) Exploration of Fault Effects on Formal RISC-V Microarchitecture Models Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)

[Riviere, 2015] L. Riviere et al. (2015)

High precision fault injections on the instruction cache of ARMv7-M architectures IEEE International Symposium on Hardware Oriented Security and Trust (HOST)

[Moro, 2013] N. Moro et al. (2013)

Electromagnetic fault injection: towards a fault model on a 32-bit microcontroller Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)

[Menu, 2020] A. Menu et al. (2020) Experimental analysis of the electromagnetic instruction skip fault model 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS)

[Trouchkine, 2020] T. Trouchkine et al. (2020) Fault Injection Characterization on Modern CPUs Information Security Theory and Practice

[Laurent, 2018] J. Laurent et al. (2018) On the importance of analysing microarchitecture for accurate software fault models 21st Euromicro Conference on Digital System Design (DSD)

References II

[Laurent, 2019] J. Laurent et al. (2019)

Fault Injection on Hidden Registers in a RISC-V Rocket Processor and Software Countermeasures Design, Automation & Test in Europe Conference & Exhibition (DATE)

[Proy, 2019] J. Proy et al. (2019)

A first ISA-level characterization of EM pulse effects on superscalar microarchitectures: a secure software perspective

Proceedings of the 14th International Conference on Availability, Reliability and Security

[CV32E40P] OpenHW group

CORE-V CV32E40P User Manual https://cv32e40p.readthedocs.io/en/latest/intro/

[Chamelot, 2022] T. Chamelot et al. (2022)

SCI-FI: control signal, code, and control flow integrity against fault injection attacks Design, Automation & Test in Europe Conference & Exhibition (DATE)

[Dureuil (FISSC), 2016] L. Dureuil et al. (2016)

FISSC: A fault injection and simulation secure collection International Conference on Computer Safety, Reliability, and Security

[Hoffmann, (ARMORY) 2021] M. Hoffmann et al. (2021)

ARMORY: Fully Automated and Exhaustive Fault Simulation on ARM-M Binaries

IEEE Transactions on Information Forensics and Security

References III

[Nasahl (SYNFI), 2022] P. Nasahl et al. (2022) SYNFI: Pre-Silicon Fault Analysis of an Open-Source Secure Element IACR Transactions on Cryptographic Hardware and Embedded Systems (CHES)

[Grycel (SimpliFI), 2021] J. Grycel et al. (2021) SimpliFI: Hardware Simulation of Embedded Software Fault Attacks *Cryptography*

Simon Tollec, Mihail Asavoae, Damien Couroussé, Karine Heydemann and Mathieu Jan Exploration of Fault Effects on Formal RISC-V Microarchitecture Models*